Session 2: Solid State Devices CMOS Technology Review

Outline	1. I 2. 3. 4. 5.	
ΟΔ		
• C		
• D		
• E		
\odot F		
• G		
\odot		
		2

Outline	1. I 2. 3. 4. 5.	
---------	------------------------------	--

MOSFET Basics

Ideal MOSFET physics Main parameters: threshold, leakage and speed Which FET for what application? Scaling theory and good design rules of CMOS Devices

The Real World

Threshold voltage control limitations Gate oxide leakage and capacitance scaling

Technological Solution?

Gate alternative: High-K and Metal Gate Channel engineering: Strained-Si Alternative devices and substrates Basic logic functions





Drift current flowing between 2 doped regions ("source" & "drain") is modulated by varying the voltage on the "gate" electrode.





The potential barrier to electron flow from the source into the channel region is lowered by applying $V_{GS} > V_T$



5









$$V_{DS_{sat}} = V_{GS} - V_T$$

 I_D V_{DS}

2.

3.

4.

5.

 $V_{GS} > V_T \rightarrow$ Inversion-layer "channel" is formed

Electrons flow from the source to the drain by drift, when $V_{\rm DS}$ >0. ($I_{\rm DS}$ >0)

The channel potential $(V_c(y))$ varies from $V_{\rm s}$ at the source end to $V_{\rm D}$ at the drain end.



MOSFET morphology	1. 2. 3. 4. 5.	







M (AI) , O (SiO2) , S (Si)	1. I 2. 3. 4. 5.	
----------------------------	------------------------------	--



1. I	
2.	
3.	
4.	
5.	
	1. 2. 3. 4. 5.













Boundary Condition	1. I 2. 3. 4. 5.	



$$D_{2n} - D_{1n} = \rho_{surfacce}$$

 $\rho_{surfacce} = 0$

$$\epsilon_1 \mathcal{E}_1 = \epsilon_2 \mathcal{E}_2$$

$$\epsilon_{Ox} \frac{dE_{Ox}}{dx} \bigg|_{int} = \epsilon_{Si} \frac{dE_{Si}}{dx} \bigg|_{int}$$

$$\left. \frac{dE_{Ox}}{dx} \right|_{int} \cong 3 \left. \frac{dE_{Si}}{dx} \right|_{int}$$



1. I	
2.	
3.	
4.	
5.	
	1. I 2. 3. 4. 5.









	1.1	
	2.	
No Gate Voltage	3.	
	4.	
	5.	



	1. I	
No Gate Voltage	2.	
	3.	
	4.	
	5.	



As important as KVL



Flat Band	1. I 2. 3. 4.	
	4.	
	5,	





Flat Band	1. I 2. 3. 4.	
	4.	
	5,	





(Strong) Inversion	1. I 2.	
	3.	
	4.	
	5.	





$$\begin{array}{c} \textbf{Depletion (Weak Inversion)} \\ \hline \\ P_T > V_G > V_{FB} \\ \hline \\ W_{depl} \\ \hline \\ \hline \\ W_{depl} \\ \hline \\ W_{depl} \\ \hline \\ W_{depl}$$







Threshold Voltage	1. 2. 3. 4. 5.	
-------------------	------------------------------	--



$$V_T = V_G \Big|_{\varphi_S = 2\varphi_F}$$

 $p_{bulk} = N_A$ $n_{surface} = N_A$

$$W_{max} = W_{depl} \big|_{\varphi_s = 2\varphi_F} = \sqrt{\frac{2\epsilon_{Si}}{qN_A}} (2\varphi_F)$$

p-type

$$V_T = V_G \Big|_{\varphi_S = 2\varphi_F} = V_{FB} + 2\varphi_F + \frac{1}{C_{OX}} \sqrt{2qN_A \epsilon_{Si}(2\varphi_F)}$$

$$q\varphi_F = \frac{kT}{q}\ln\left(\frac{N_A}{n_i}\right) > 0$$

n-type

$$V_G = V_{FB} + 2\varphi_F - \frac{1}{C_{Ox}}\sqrt{2qN_A\epsilon_{Si}|2\varphi_F|}$$

$$q\varphi_F = -\frac{kT}{q}\ln\left(\frac{N_D}{n_i}\right) < 0$$









Accumulation, Layer Charge Density

 $V_G < V_{FB}$



$$V_{Ox} \cong V_G - V_{FB}$$

From Gauss' Law:

$$\mathcal{E}_{Ox} = -Q_{acc}/\epsilon_{SiO_2}$$

$$V_{Ox} = t_{Ox} \mathcal{E}_{Ox} = -Q_{acc}/C_{Ox}$$

where
$$C_{Ox} \equiv \epsilon_{SiO_2}/t_{Ox}$$
 [F/cm²]

$$\rightarrow \quad Q_{acc} = -C_{Ox}(V_G - V_{FB}) > 0$$







$$V_G = V_{FB} + V_{Ox} + \varphi_s \rightarrow V_G = V_{FB} + \varphi_s + \frac{1}{C_{Ox}} \sqrt{2qN_A \epsilon_{Si} \varphi_s}$$

Solving for φ_s :

$$\varphi_{s} = \frac{qN_{A}\epsilon_{Si}}{2C_{Ox}^{2}} \left[\sqrt{1 + \frac{2C_{Ox}^{2}}{qN_{A}\epsilon_{Si}}(V_{G} - V_{FB})} - 1 \right]^{2}$$

$$Q_{dep} = -qN_AW_d = -\sqrt{2qN_A\epsilon_{Si}\varphi_S}$$



$$V_G > V_T$$



Significant density of mobile electrons at surface (surface is n-type)

As V_G is increased above V_T , the negative charge in the Si is increased by adding mobile electrons (rather than by depleting the Si more deeply), so the depletion width remains ~ constant at $W = W_T$

$$\varphi_s \cong 2\varphi_F \quad \rightarrow W \cong W_T = \sqrt{\frac{2\epsilon_{Si}}{qN_A}}(2\varphi_F)$$

 $V_G = V_{FB} + \varphi_S + V_{OX}$

$$= V_{FB} + 2\varphi_F - \frac{Q_{dep} + Q_{inv}}{C_{Ox}}$$

$$= V_{FB} + 2\varphi_F - \frac{\sqrt{2q\epsilon_{Si}N_A(2\varphi_F)}}{C_{Ox}} - \frac{Q_{inv}}{C_{Ox}}$$

$$V_G = V_T - \frac{Q_{inv}}{C_{OX}}$$

$$\therefore \quad Q_{inv} = -C_{Ox}(V_G - V_T)$$



ϕ_{s} and W vs. V_{G}	1. 2. 3. 4. 5.	
	5.	

$$\varphi_{S}: \qquad 2\varphi_{F}$$

$$\varphi_{S} \qquad \varphi_{S} = \frac{qN_{A}\epsilon_{Si}}{2C_{O_{X}}^{2}} \left[\sqrt{1 + \frac{2C_{O_{X}}^{2}}{qN_{A}\epsilon_{Si}}} (V_{G} - V_{FB}) - 1 \right]^{2} \quad (V_{FB} < V_{G} < V_{T})$$

$$0$$
accumulation v_{FB} depletion v_{T} inversion v_{G}






MOS C-V Characteristics	1. I 2. 3. 4.	
	5.	



$$C = \left| \frac{dQ_{gate}}{dV_G} \right| = \left| \frac{dQ_s}{dV_G} \right|$$





Debye Length	1. I 2. 3. 4. 5.	
--------------	------------------------------	--

• As the gate voltage is varied, incremental charge is added/subtracted to/from the gate and substrate.

• The incremental charges are separated by the gate oxide.







Capacitance in Inversion

1. I

2.

3.

4.

5.

CASE 1: Inversion-layer charge can be supplied/removed quickly enough to respond to changes in the gate voltage.



 \rightarrow Incremental charge is effectively added/subtracted at the surface of the substrate.

Time required to build inversion-layer charge = $2N_A \tau_0 / n_i$, where τ_0 = minority-carrier lifetime at the surface

$$C = \left| \frac{dQ_{inv}}{dV_G} \right| = C_{Ox}$$



Capacitance in Inversion	1. 2. 3. 4. 5.	
--------------------------	------------------------------	--

CASE 2: Inversion-layer charge *can not* be supplied/removed quickly enough to respond to changes in the gate voltage.









Boundary Condition	1. 2. 3. 4. 5.	
---------------------------	------------------------------	--





Deep Depletion	1. 2. 3. 4. 5.	
	5.	

If $V_{\rm G}$ is scanned quickly, $Q_{\rm inv}$ cannot respond to the change in $V_{\rm G}$. The increase in substrate charge density $Q_{\rm S}$ must then come from an increase in depletion charge density $Q_{\rm dep}$

 \Rightarrow depletion depth W increases as V_G increases

 \Rightarrow C decreases as V_G increases



1. I 2. 3. 4. 5.	
	45

Oxide Charges	1. 2. 3. 4. 5.	
---------------	------------------------------	--

In real MOS devices, there is always some charge in the oxide and at the Si/oxide interface.



In the oxide:

Trapped charge Qox
 High-energy electrons and/or holes injected
 into oxide

2. Mobile charge QM Alkali-metal ions, which have sufficient mobility to drift in oxide under an applied electric field

At the interface:

1. Fixed charge QF Excess Si (+)

2. Trapped charge QIT Dangling bonds



Effect of	Oxide Charges	
------------------	----------------------	--





In general, charges in the oxide cause a shift in the gate voltage required to reach the threshold condition:

$$\Delta V_T = -\frac{1}{\epsilon_{SiO_2}} \int_{0}^{t_{O_x}} x \rho_{0x}(x) dx$$

(x defined to be 0 at metal-oxide interface)

In addition, they may alter the field-effect mobility of mobile carriers (in a MOSFET) due to Coulombic scattering



Fixed Oxide Charges Q _F	1. 2. 3. 4.	
	4. 5.	



 $V_{FB} = \varphi_{ms} - \frac{Q_F}{C_{Ox}}$



2.

3. 4. 5.

From a single C-V measurement, we can extract much information about the MOS device.

Suppose we know that the gate-electrode material is heavily doped n-type poly-Si (φ_M =4.05eV), and that the gate dielectric is SiO2 ($\epsilon_r = 3.9$):

- From $C_{max} = C_{Ox}$ we determine the oxide thickness x_0 Ο
- From C_{min} and C_{Ox} we determine substrate doping (by iteration) Ο
- From substrate doping and C_{Ox} we calculate the flat-band capacitance C_{FB} Ο
- From the C-V curve, we can find Ο
- From $\varphi_M, \varphi_S, C_{OX}$, and V_{FB} we can determine Q_F Ο



•	

Measure C-V characteristics of capacitors with different oxide thicknesses. Plot V_{FB} as a function of x_0 :



Mobile lons	1. I 2. 3. 4. 5.	
	5.	

Odd shifts in C-V characteristics were once a mystery:



Source of problem: Mobile charge moving to/away from interface, changing charge centroid





Poly-Si Gate Depletion	1. 2. 3. 4. 5.	
------------------------	------------------------------	--

A heavily doped film of polycrystalline silicon (poly-Si) is typically employed as the gate-electrode material in modern MOS devices.



There are practical limits to the electrically active dopant concentration (usually less than $1x10^{20}$ cm⁻³)

 \Rightarrow The gate must be considered as a semiconductor, rather than a metal



MS Junction (Poly Gate)
----------------------	------------



Si biased to inversion:



n+ poly Si gate

p-type Si

 V_{G} is effectively reduced:

$$Q_{inv} = C_{Ox} \big(V_G - V_{poly} - V_T \big)$$

$$W_{poly} = \sqrt{\frac{2\epsilon_{Si}V_{poly}}{qN_{poly}}}$$

How can gate depletion be minimized?



Gate Depletion Effect	1. I 2. 3. 4. 5.	
-----------------------	------------------------------	--

Gauss's Law dictates:

n+ Poly Gate W_T

 t_{Ox} is effectively increased:

 $C = \left(\frac{1}{C_{Ox}} + \frac{1}{C_{poly}}\right)^{-1} = \left(\frac{t_{Ox}}{\epsilon_{SiO_2}} + \frac{W_{poly}}{\epsilon_{Si}}\right)^{-1}$ $= \frac{\epsilon_{SiO_2}}{t_{Ox} + \frac{1}{3}W_{poly}}$

 $W_{poly} = \frac{\epsilon_{Ox} \mathcal{E}_{Ox}}{q N_{poly}}$

$$Q_{inv} = C_{Ox} \big(V_G - V_{poly} - V_T \big)$$

$$Q_{inv} = \frac{\epsilon_{SiO_2}}{t_{Ox} + \frac{1}{3}W_{poly}} (V_G - V_T)$$





|--|

$$T_{Ox_e} = t_{Ox} + \frac{1}{3}W_{poly} + \frac{1}{3}T_{inv}$$



$$@ V_G = V_{DD}$$

 $(V_G + V_T)/T_{Ox}$ can be shown to be the average electric field in the inversion layer. Tinv of holes is larger than that of electrons because of the difference in effective masses.



$Q_{inv} = C_{O_T} (V_G - V_T)$		
$T_{Ox_e} = t_{Ox} + \frac{1}{3}W_{poly} + \frac{1}{3}T_{inv}$		
• measured data C_{Ox_e} Basic CV with poly-depletion charge-layer thickne	th poly-deploand and ss	etion







V_T Adjustment by Ion Implantation

In modern IC fabrication processes, the threshold voltages of MOS transistors are adjusted by ion implantation:

- A relatively small dose NI (units: ions/cm2) of dopant atoms is implanted into the near-surface region of the semiconductor
- When the MOS device is biased in depletion or inversion, the implanted dopants add to the dopant-ion charge near the oxide-semiconductor interface.

$$\Delta V_T = -\frac{qN_I}{C_{OX}}$$

 $N_I > 0$ for donor atoms

 $N_I < 0$ for acceptor atoms















	1. I	
Boundary Condition	2.	
	3.	
	4.	
	5.	



1. I 2. 3. 4. 5.	
	64



MOSFET I-V Curve	1. 2. 3. 4. 5.	
------------------	------------------------------	--

$$V_T(y) = V_{FB} + V_C(y) + 2\varphi_F + \frac{1}{C_{OX}} \sqrt{2qN_A \epsilon_{OX}(V_{CB} + 2\varphi_F)}$$

$$Q_{inv} = -C_{Ox}(V_G - V_T(y))$$
$$Q_{inv} = -C_{Ox}\left(V_G - V_{FB} - V_C(y) - 2\varphi_F - \frac{Q_{depl}(y)}{C_{Ox}}\right)$$

Depletion Region Approximation:

 $Q_{depl}(y) \approx Q_{depl}(0)$ $Q_{inv}(y)$ but

$$Q_{depl}(y) \approx \sqrt{2qN_A}\epsilon_{0x}(V_{SB} + 2\varphi_F)$$

$$Q_{inv} = -C_{0x} \left(V_G - V_{FB} - V_S - 2\varphi_F - \frac{Q_{depl}(0)}{C_{0x}} + V_S - V_C(y) \right)$$

$$Q_{inv}(y) = -C_{0x}(V_G - V_T(0) + V_S - V_C(y))$$

S

 $V_c(y)$ $\int V_c(0) = V_S$ $V_c(L) = V_D$

W

dy

t_{inv}

66

MOSFET I-V Curve	1. 2. 3. 4. 5.	
$Q_{inv}(y) = -C_{Ox}(V_G - V_T(0) + V_S - V_C(y))$ Simply call $V_T(0)$ as V_T , $Q_{inv}(y) = -C_{Ox}(V_G - V_T + V_S - V_C(y))$		$V_c(y)$
$dV_{c}(y) = I_{DS} \cdot dR = I_{DS} \frac{dy}{\sigma W t_{inv}} = \frac{I_{DS} dy}{(q\mu_{eff}n)W t_{inv}} = \frac{I_{DS} dy}{(qnt_{inv})\mu_{eff}}$	\overline{W} /cm ²]	$\int V_c(0) = V_S$ $V_c(L) = V_D$
$\int_{0}^{V_{DS}} I_{DS} dy = \int_{V_{S}}^{V_{D}} -\mu_{eff} W Q_{inv}(y) dV_{c}$ $I_{DS} L = \mu_{eff} W \int_{V_{S}}^{V_{D}} [C_{0x}(V_{G} - V_{T} + V_{S} - V_{C}(y))] dV_{c}$		W
$I_{DS} = \frac{W}{L} \mu_{eff} C_{Ox} \left(V_{GS} - V_T - \frac{1}{2} V_{DS} \right) V_{DS}$ $\frac{\partial I_{DS}}{\partial V} = 0$		dy t_{inv}
UVDS _{VDSsat}		67

MOSFET I-V Curve	1. 2. 3. 4. 5.	
------------------	------------------------------	--

Linear

$$I_{DS} = \begin{cases} \frac{W}{L} \ \mu_{eff} C_{Ox} \left(V_{GS} - V_T - \frac{1}{2} V_{DS} \right) V_{DS} \\ \frac{W}{2L} \ \mu_{eff} C_{Ox} (V_{GS} - V_T)^2 \end{cases}$$

$$V_{DS} < V_{DS_{sat}}$$
$$V_{DS} < V_{DS_{sat}} = V_{GS} - V_T$$





MOSFET Saturation Region of Operation

 V_T

n+

S

saturates.



 $V_{DS} > V_{GS} - V_T$

n+

$$S \bullet V_{C} = V_{G} - V_{T} \bullet D$$

$$n + \bullet P$$

$$n + \bullet P$$

$$V_{DS_{sat}} = V_{GS} - V_T$$



p As V_D is increased above $V_G - V_T$, the length ΔL of the "pinch-off" region increases. The voltage applied across the inversion layer is always $V_{Dsat} = V_{GS} - V_T$, and so the current

 ΔL

 $V_c = V_G - V_T$

If ΔL is significant compared to L, then I_{DS} will increase slightly with increasing $V_{DS} > V_{Dsat}$, due to "channel-length modulation"



"Square Law Theory"?	1. I 2. 3. 4. 5.	
$I_{DS} = \begin{cases} \frac{W}{L} \ \mu_{eff} C_{Ox} \left(V_{GS} - V_T - \frac{1}{2} V_{DS} \right) V_{DS} \\ \frac{W}{2L} \ \mu_{eff} C_{Ox} \left(V_{GS} - V_T \right)^2 \end{cases}$	$V_{DS} < V_{DS_{sat}}$ Linear $V_{DS} < V_{DS_{sat}} = V_{GS} - V_T$ Saturat	ion
Depletion Region Approximation: $Q_{inv}(y)$ but $Q_{depl}(y) \approx Q_{depl}(0)$ $Q_{depl}(y) \approx \sqrt{2qN_A\epsilon_{Ox}(V_{SB} + 2\varphi_F)}$	$S \bullet V_c = V_G - V_T$ $n + Q_{dept}(y)$	n+
$V_T(y) = V_{FB} + V_C(y) + 2\varphi_F + \frac{1}{C_{OX}} \sqrt{2qN_A\epsilon_B}$ $Q_{inv}(y) = -C_{OX}(V_G - V_T(0) + V_S - V_C(y))$	$\frac{p}{O_{X}(V_{CB} + 2\varphi_{F})}$ $\frac{Q_{depl}(y)}{Q_{depl}(y)}$	
$\begin{aligned} Q_{depl}(y) &> Q_{depl}(0) \\ V_T(y) &> V_T(0) \end{aligned} \qquad Q'_{inv}(y) < Q_{inv}(y) \end{aligned}$	$_{\nu}(y) \qquad I'_{DS} < I_{DS}$	



Modified (Bulk-Charge) I-V Model

1. I	
2.	
3.	
4.	
5.	



Bulk charge factor

$$m = 1 + \frac{C_{dep}}{C_{Ox}} = 1 + \frac{3t_{Ox}}{W_T}$$

Typically 1.1 < m < 1.4

Linear
$$V_{DS} < V_G - V_T$$

 $I_{DS} = \frac{W}{L} \mu_{eff} C_{Ox} (V_{GS} - V_T - \frac{1}{2}V_{DS}) V_{DS}$
Linear $V_{DS} < \frac{1}{m} (V_G - V_T)$
 $I_{DS} = \frac{W}{L} \mu_{eff} C_{Ox} (V_{GS} - V_T - \frac{m}{2}V_{DS}) V_{DS}$
Saturation $V_{DS} > V_G - V_T$
 $I_{DS} = \frac{W}{2L} \mu_{eff} C_{Ox} (V_{GS} - V_T)^2$
aturation $V_{DS} > \frac{1}{m} (V_G - V_T)$
 $I_{DS} = \frac{W}{2mL} \mu_{eff} C_{Ox} (V_{GS} - V_T)^2$


The Body Effect	1. I 2. 3.	
-	4.	
	5.	

Note that V_{T} is a function of V_{SB} :

$$V_T = V_{FB} + 2\varphi_F + \frac{1}{C_{Ox}}\sqrt{2qN_A\epsilon_{Ox}(V_{SB} + 2\varphi_F)}$$
$$V_T = V_{T0} + \frac{1}{C_{Ox}}\sqrt{2qN_A\epsilon_{Ox}}\left(\sqrt{(V_{SB} + 2\varphi_F)} - \sqrt{2\varphi_F}\right)$$
$$= V_{T0} + \gamma\left(\sqrt{(V_{SB} + 2\varphi_F)} - \sqrt{2\varphi_F}\right)$$

where γ is the *body effect parameter*

$$\nu = \frac{1}{C_{OX}} \sqrt{2qN_A\epsilon_{OX}}$$

When the source-body pn junction is reverse-biased, $|V_T|$ is increased. Usually, we want to minimize g so that I_{Dsat} will be the same for all transistors in a circuit.



The Body Effect	1. I 2. 3.	
	4.	
	5.	



	Α	Β	F
	0	0	1
	0	1	1
(*)	1	0	1
	1	1	0

$$V_A = V_{DD}$$

 $V_B = 0$

 $V_{T_a} > V_{T_b}$

 $V_{(1)} = V_{DD}$



λ: Channel Length Modulation Parameter

I	

$$I_{D_{sat}} \propto \frac{1}{L - \Delta L} = \frac{1}{L} \left(1 + \frac{\Delta L}{L} \right)$$

 $\Delta L \propto V_{DS} - V_{DS_{sat}}$

$$\frac{\Delta L}{L} \propto \lambda \left(V_{DS} - V_{DS_{sat}} \right)$$
$$\lambda \sim \frac{1}{L}$$

1. 2.

3. 4.

5.

$$I_{DS} = \frac{W}{2mL} \ \mu_{eff} C_{OX} (V_{GS} - V_T)^2 \left(1 + \lambda \left(V_{DS} - V_{DS_{sat}} \right) \right)$$



MOSFET: Small Signal Model

. I	





 $g_d = \lambda I_{D_{sat}}$

cut-off frequency:

$$f_{max} \nearrow \longrightarrow \frac{g_m}{2\pi C_{Ox}} \propto \frac{1}{L} \searrow$$

+







Sub-Threshold Current	1. I 2. 3. 4. 5.	
Similarly: $m = 1 + \frac{C_{depl}}{C_{Ox}} = 1 + \frac{3t_{Ox}}{W_T}$ E_F Source E_V $V_C = \frac{C_{Ox}}{C_{Ox} + C_{depl}} V_{GB}$ W $(kT)^2$	$V_G < V_T$	V _D > 0
$I_{DS} = \frac{W}{L} \mu_{eff} C_{OX} (m-1) \left(\frac{\kappa I}{q}\right) e^{q(V_G - V_T)/mkT} \left(1 - e^{-d}\right)$ $S = \left(\frac{d \log_{10} I_{DS}}{dV_{GS}}\right)^{-1} = \frac{kT}{q} \ln 10 \left(1 + \frac{C_{depl}}{C_{OX}}\right) \qquad \qquad$	QV _{DS} /kT)	
60 mV $m \searrow \begin{cases} N_A \searrow \Rightarrow C_{depl} \searrow \Rightarrow \text{retrograde} \\ t_{Ox} \searrow \Rightarrow C_{Ox} \nearrow \\ T \searrow \text{ (low-temperature)} \end{cases} \qquad \begin{matrix} I_{off} \leftarrow I_{off} \\ I_{off} \leftarrow I_{off} \end{pmatrix}$	V_{T_1} V_{T_2}	V _{GS} 78



Main MOSFET Parameters	1. 2. 3. 4. 5.	
	5.	



3 main parameters

- 1. Threshold Voltage
- 2. Ion (=speed)
- 3. loff (=stand-by power)



P-Channel MOSFET	1. I 2. 3. 4. 5.	
------------------	------------------------------	--

- The PMOSFET turns on when $V_{GS} < V_T$
 - Holes flow from SOURCE to DRAIN
 - \Rightarrow DRAIN is biased at a *lower* potential than the SOURCE



- $V_{\rm DS}$ < 0
- *I*_{DS} < 0
- |*I*_{DS}| increases with
 - $|V_{GS} V_T|$
 - $|V_{\rm DS}|$ (linear region)

• In a CMOS technology, the PMOS & NMOS threshold voltages are usually symmetric about 0, *i.e.* $V_{Tp} = -V_{Tn}$





MOSFET Scaling	1. I 2. 3. 4. 5.	
----------------	------------------------------	--

MOSFETs have been steadily miniaturized over time 1970s: ~ 10 mm Today: ~30 nm

Reasons:

Improved circuit operating speed Increased device density --> lower cost per function

As MOSFET lateral dimensions (*e.g.* channel length *L*) are reduced:
•*I*_{Dsat} increases → decreased effective "*R*"
•gate and junction areas decrease → decreased load "*C*"
→ faster charging/discharging (*i.e.* t_d is decreased)



Intrinsic Delay $\tau = \frac{C_{Ox} V_{DD}}{I_{ON}}$



MOSFET Scaling:	1. I 2.	
Constant-Field Approach	3. 4. 5.	

MOSFET dimensions and the operating voltage (V_{DD}) each are scaled by the same factor k > 1, so that the electric field remains unchanged.



Scaled device





Constant-Field Scaling Benefits

1. I

2.

3.

4.

5.

	Parameter	Multiplication factor (k>1)
Scaling	Device dimensions (t_{Ox} , L , W , r_j)	1/k
assumptions	Doping concentration (N_A, N_D)	k
	Voltage (V)	1/k
Derived	Electric field (\mathcal{E})	1
scaling	Carrier velocity (v)	1
device parameters	Depletion-layer width (W_D)	1/k
	Capacitance ($C = \epsilon A/t$)	1/k
	Inversion charge density (Q_{inv})	1
	Current drift (I)	1/k
	Channel resistance (R _{ch})	1
Derived	Circuit delay time ($\tau \sim CV/I$)	1/k
scaling behavior of circuit parameters	Power diss. per circuit ($P \sim VI$)	$1/k^{2}$
	Power-delay product per circuit ($P au$)	$1/k^{3}$
	Circuit density ($\propto 1/A$)	k^2
	Power density (P/A)	1



Since V_T cannot be scaled down aggressively, the operating voltage (V_{DD}) has not been scaled down in proportion to the MOSFET channel length:

Feature Size (μm)	Power-Supply Voltage (V)	Gate Oxide Thickness (Å)	Oxide Field (<i>MV/cm</i>)
2	5	350	1.1
1.2	5	250	2.0
0.8	5	180	2.8
0.5	3.3	120	2.8
0.35	3.3	100	3.3
0.25	2.5	70	3.6



N	IOSFET So	caling: Generalized Ap	oproact	1. I 2. 3. 4. 5.		
		Parameter	Multiplica (k:	tion factor >1)	Electric field	
	Scaling	Device dimensions (t_{Ox}, L, W, r_j)	1,	/k	intensity	
	assumptions	Doping concentration (N_A, N_D)	α	zk	increases by	
		Voltage (V)	α,	/ k	$\alpha > 1$	
	Derived scaling	Electric field (\mathcal{E})	(χ		
	behavior of device parameters	Depletion-layer width (W_D)	1,	/ k	N _{body} must	
		Capacitance ($C = \epsilon A/t$)	1,	/ k	be scaled up	
		Inversion charge density (Q_{inv})	C	Y	suppress	
			Long ch.	Vel Sat.	short-	
		Carrier velocity (v)	α	1	channel	
		Current drift (I)	α^2/k	α/k	effects	
	Derived scaling	Circuit delay time ($ au \sim CV/I$)	$1/\alpha k$	1/k		
	behavior of	Power diss. per circuit ($P \sim VI$)	α^3/k^2	α^2/k^2		
	parameters	Power-delay product per circuit ($P au$)	α^2	/k ³		
		Circuit density ($\propto 1/A$)	k	2		
		Power density (P/A)	α^3	α^2	87	

Velocity Saturation	1. I 2. 3. 4. 5.	
---------------------	------------------------------	--

Velocity saturation limits *I*_{Dsat} in sub-micron MOSFETS

Simple model:

$$v = \begin{cases} \frac{\mu \mathcal{E}}{1 + \frac{\mathcal{E}}{\mathcal{E}_{sat}}} & for \ \mathcal{E} < \mathcal{E}_{sat} \\ v_{sat} & for \ \mathcal{E} \ge \mathcal{E}_{sat} \\ \mu \mathcal{E}_{sat} = 2v_{sat} \end{cases}$$



 $v_{sat} = \begin{cases} 8 \times 10^6 \ cm/s \ \text{for } e^- \text{in Si} \\ 6 \times 10^6 \ cm/s \ \text{for } h^+ \text{in Si} \end{cases}$

$$\text{If } \mathcal{E} < \mathcal{E}_{sat} \text{:} \quad \mu \mapsto \frac{\mu}{1 + \frac{\mathcal{E}}{\mathcal{E}_{sat}}}$$



MOSFET I-V with Velocity Saturation	1. 2. 3. 4. 5.	
--	------------------------------	--

In linear region:

$$\mu \mapsto \frac{\mu}{1 + \frac{\mathcal{E}}{\mathcal{E}_{sat}}} \qquad I_{D} = \frac{W}{L} \frac{\mu_{eff}C_{Ox}}{1 + \frac{V_{DS}}{L\mathcal{E}_{sat}}} (V_{GS} - V_{T} - \frac{m}{2}V_{DS})V_{DS} = \frac{I_{D_{LongChannel}}}{1 + \frac{V_{DS}}{L\mathcal{E}_{sat}}}$$

$$MOSFET \text{ is Long channel if } L\mathcal{E}_{sat} \gg V_{GS} - V_{T}$$

$$\frac{1}{V_{D_{sat}}} = \frac{m}{V_{GS} - V_{T}} + \frac{1}{L\mathcal{E}_{sat}}$$

$$\frac{V_{GS}}{V_{T}} = \frac{1.8 \text{ V}, t_{0x}}{1 + \frac{1}{L\mathcal{E}_{sat}}}$$

$$\frac{V_{GS}}{V_{T}} = \frac{1.3 \text{ V}, t_{0x}}{1 + \frac{1}{L\mathcal{E}_{sat}}}$$

$$\frac{1}{L} = 100 \text{ m} \rightarrow V_{D_{sat}} = 1.3 \text{ V}$$

$$L = 100 \text{ m} \rightarrow V_{D_{sat}} = 0.5 \text{ V}$$

$$L = 30 \text{ nm} \rightarrow V_{D_{sat}} = 0.2 \text{ V}$$

$$89$$

I _{Dsat} with Velocity Saturation	1. I 2. 3. 4.	
	5.	

In saturation region:

$$V_{DS} \mapsto V_{GS} - V_T \qquad I_{D_{sat}} = \frac{W}{2mL} \frac{\mu_{eff} C_{OX}}{1 + \frac{V_{GS} - V_T}{L\mathcal{E}_{sat}}} (V_{GS} - V_T)^2 = \frac{I_{Dsat_LongChannel}}{1 + \frac{V_{GS} - V_T}{L\mathcal{E}_{sat}}}$$

I_{ON} ↗

Very short channel length: $L\mathcal{E}_{sat} \ll V_{GS} - V_T$

$$I_{D_{sat}} = \frac{W}{2m} \mu_{eff} \mathcal{E}_{sat} C_{Ox} (V_{GS} - V_T) = \frac{W}{m} v_{sat} C_{Ox} (V_{GS} - V_T)$$

- $I_{D_{sat}}$ is proportional to $V_{GS} V_T$ rather than $(V_{GS} V_T)^2$
- $I_{D_{sat}}$ is not dependent on L \bigotimes

To improve modern MOSFETs:

 $C_{Ox} \nearrow$ high-k dielectric

 $v_{sat} \nearrow$ strained Si







Short-channel NMOSFET:

- I_{Dsat} is proportional to V_{GS} - V_{Tn} rather than $(V_{\text{GS}}$ - $V_{\text{Tn}})^2$
- V_{Dsat} is lower than for long-channel MOSFET
- Channel-length modulation is apparent



	1. l 2	
Velocity Overshoot	2. 3.	
	4.	
	5.	

When L is comparable to or less than the mean free path, some of the electrons travel through the channel without experiencing a single scattering event
→ projectile-like motion ("ballistic transport")





This effect is undesirable (i.e. we want to minimize it!) because circuit designers would like VT to be invariant with transistor dimensions and bias condition



Qualitative Explanation of SCE

Before an inversion layer forms beneath the gate, the surface of the Si underneath the gate must be depleted (to a depth W_T)

The source & drain pn junctions assist in depleting the Si underneath the gate. Portions of the depletion charge in the channel region are balanced by charge in S/D regions, rather than by charge on the gate. Less gate charge is required to invert the semiconductor surface (i.e. $|V_T|$ decreases)





$$\Delta V_T \propto \frac{q N_A}{C_{OX}} W_T \left(1 - \frac{L + L'}{2L} \right)$$

$$L' = L - 2r_j \left[\sqrt{1 + \frac{2W_T}{r_j}} - 1 \right]$$

р

$$\rightarrow \Delta V_T = \frac{-qN_AW_T}{C_{OX}} \frac{r_j}{L} \left[\sqrt{1 + \frac{2W_T}{r_j}} - 1 \right]$$

Minimize ΔV_T by

- reducing t_{Ox}
- reducing r_i
- increasing N_A (trade-offs: degraded μ_{eff} , m)

MOSFET vertical dimensions should be scaled along with horizontal dimensions!



Drain Induced Barrier Lowering (DIBL)



As the source and drain get closer, they become electrostatically coupled, so that the drain bias can affect the potential barrier to carrier diffusion at the source junction

 $\rightarrow V_{T}$ decreases (*i.e.* OFF state leakage current increases)



Punchthrough	1. 2. 3. 4. 5.	
--------------	------------------------------	--

A large drain bias can cause the drain-junction depletion region to merge with the source-junction depletion region, forming a sub-surface path for current conduction.

 \rightarrow I_{Dsat} increases rapidly with V_{DS}

This can be mitigated by doping the semiconductor more heavily in the subsurface region, i.e. using a "retrograde" doping profile.



Source and Drain (S/D	Structure
--------------------	-----	-----------

1. I 2. 3.

4.

5.

To minimize the short channel effect and DIBL, we want shallow (small r_j) S/D regions – but the parasitic resistance of these regions increases when r_j is reduced.

 $R_{source}, R_{drain} \propto \rho/Wr_j$

where ρ = resistivity of the S/D regions

Shallow S/D "extensions" may be used to effectively reduce r_j with a relatively small increase in parasitic resistance







Lightly Doped Drain (LDD) Structure	1. I 2. 3. 4. 5.	

Lower pn junction doping results in lower peak E-field

- ✓ "Hot-carrier" effects are reduced
- Parasitic resistance is increased







 \rightarrow I_{Dsat} is reduced by ~15% in a 0.1 mm MOSFET.

 V_{Dsat} is increased to $V_{\text{Dsat0}} + I_{\text{Dsat}} (R_{\text{S}} + R_{\text{D}})$





Defect Generation Caused By	1. I 2.	
Tunneling Current	3. 4. 5.	



trapping of tunneling electrons. As electrons are trapped, the oxide field near the cathode (electron source) is decreased, while the oxide field near the anode (electron sink) is increased generation of an electronhole pair in the anode by a tunneling electron, The hole thus generated can then be injected (by tunneling in this example) into the oxide layer. trapping of holes in the oxide layer. The trapped holes enhance the electric field near the cathode, and decrease the electric field near the anode.

