# Session 3: Solid State Devices Silicon on Insulator

Outline	1. I 2. 3. 4. 5.	
ΟΔ		
• C		
• D		
• E		
$\odot$ F		
• G		
$\odot$		
		2

	1. I	
	2.	
Outline	3.	
	4.	
	5.	

## • Ref: Taur and Ning



	1. I	
SOI Technology	2.	
	3.	
	4.	
	5.	

SOI materials: SIMOX, BESOI, and Smart Cut

SIMOX : Synthesis by IMplanted OXygen.

© thickness uniformity of the thin SOI layer

 $\otimes$  high defect densities in Si and SiO2

**BESOI : Bond and Etch back** 

Good crystalline qualitythickness variation

Smart Cut: both ion implantation and bonding are used H2 implantation





schematic cross-section of SOI CMOS, with shallow trench isolation, dual polysilicon gates, and self-aligned silicide.

- ☺ Very low junction capacitance
- $\odot$  No body effect
- ③ No latch-up
- © Ease in scaling
- Simpler device isolation (denser)
- © Compatible with conv. Si processing
- ③ (Sometimes) fewer steps to fabricate
- ③ Reduced leakage
- $\odot$  Soft error immunity

- ☺ Drain Current Overshoot
- $\ensuremath{\mathfrak{S}}$  kink effect
- floating body (Historydependent )
- Thickness control (fully depleted operation)
- $\ensuremath{\mathfrak{S}}$  Surface states



## Partially Depleted SOI MOSFETs

partially depleted (PD) : silicon film is thicker than the maximum gate depletion width and the devices exhibit floating-body effect

Fully depleted (FD) : silicon film is thin enough that the entire film is depleted before the threshold condition is reached

Floating-body effects:

Unique kink effect: impact ionization near the drain → affect the device threshold voltage practical switching: drain current overshoot.

(Even though floating-body effects tend to enhance circuit speed in certain conditions, the drain current overshoot (or undershoot) is history dependent)



	1. l 2	
CMOS Latchup	3.	
	4.	
	5.	



SOI : no parasitic bipolar device  $\rightarrow$  no latch up







Alpha Particles

Sources:

- Cosmic Rays (aircraft electronics vulnerable)
- Decaying uranium and thorium impurities in integrated circuit interconnect

Generates electron-hole pairs in substrate:

- Excess carriers collected by diffusion terminals of transistors
- Can cause upset of state nodes floating nodes, DRAM cells most vulnerable



Denser Layout	1.   2. 3. 4.	
	5.	





Simpler isolation  $\rightarrow$  smaller layout

memory cell implementation



9

### **Electrical Anomalies**

Floating-body effect: Usually seen in Partially-Depleted devices.

As shown in figure, the MOS structure is accompanied by a parasitic bipolar device in parallel. The base of this device is 'floating'.

Kink Effect:

Sudden discontinuity in drain current. Seen when the device is biased in the saturation region. The bipolar device is turned on.

Solution:

- Provide a body contact for the • device.
- Use FD devices. •



1.1 2.

3.

4.

5.

#### Drain voltage







1.	
2.	
3.	
4.	
5.	
	1.   2. 3. 4. 5.



SOI offers 33% less noise than bulk.



## **Performance Enhancement**

#### Table 5.4 Components of Cia and Cout

Component	Input Capacitance (%)	Output Capacitance (%)
Intrinsic gate oxide capacitance	49	18
Overlap capacitance	51	26
Junction capacitance (nonfolded)	-	56

$$\tau = R_D(C_{out} + FO \times C_{in} + C_L)$$



## **Fully Depleted SOI MOSFETs**

 1. I
 Image: Constraint of the second secon

Floating-body effect can be largely avoided in FD SOI devices

the entire silicon film can be undoped because FD SOI MOSFETs scale by the silicon film thickness

$$m = 1 + \frac{C_{dep}}{C_{Ox}} = 1 + \frac{3t_{Ox}}{W_T} \approx 1$$

lower  $V_T$  (for the same off-current)  $\rightarrow$  lower supply voltages  $\rightarrow$  low power operation

To function properly:

$$L_{min} \sim 4.5(t_{Si} + 3t_{Ox}) \sim 0.5 L_{min}_{Bulk}$$



1. I	
2.	
3.	
4.	
5.	
	1. I 2. 3. 4. 5.



Schematic cross section of a thin-silicon SOI SiGe-base bipolar transistor. The dotted arrows indicate the path of electrons from the emitter to the collector reach-through.





 $L_{min} \sim 1.5(t_{Si} + 2t_{Ox})$ 



	1. I	
Multiple-Gate MOSFETs	2.	
	3.	
	4.	
	5.	



Triple-gate

**Π**-gate

 $\Omega$ -gate







Scaling Limits!	1.   2. 3. 4.	
	5.	

#### Table 1.2 Characteristic scale length for thin film transistor architectures (From [9-12])

Device architecture	Scale length	Minimum channel length for $t_{Si} = 5 \text{ nm}$ , EOT = 0.8 nm
Single gate FDSOI	$\lambda = \sqrt{\tfrac{\epsilon_{\text{Si}}}{\epsilon_{\text{cx}}} t_{\text{Si}} \left( t_{\text{cx}} + \tfrac{\epsilon_{\text{cx}}}{\epsilon_{\text{Si}}} \tfrac{t_{\text{Si}}}{2} \right)}$	22 nm
Double gate	$\lambda = \sqrt{rac{arepsilon_{ ext{Si}}}{arepsilon_{ ext{cx}}} rac{ extbf{t}_{ ext{Si}}}{2} \left( extbf{t}_{ ext{cx}} + rac{arepsilon_{ ext{cx}}}{arepsilon_{ ext{Si}}} rac{ extbf{t}_{ ext{Si}}}{4} ight)}$	13 nm
Surrounding channel	$\lambda = \sqrt{\frac{\epsilon_{\text{Si}}}{\epsilon_{\text{ex}}} \frac{t_{\text{Si}}}{4} \left(\frac{t_{\text{Si}}}{2} \ln \left(1 + \frac{2t_{\text{ex}}}{t_{\text{Si}}}\right) + \frac{\epsilon_{\text{ex}}}{\epsilon_{\text{Si}}} \frac{t_{\text{Si}}}{4}\right)}$	9 nm



1.1	
2.	
3.	
4.	
5.	
	2. 3. 4. 5.



Medici-predicted DIBL and subthreshold swing versus effective channel length for DG and bulk-silicon nFETs



FINFET	1. I	
	2.	
	3.	
	4.	
	5.	









## FINFET

lightly p-doped substrate with a hard mask on top (e.g. silicon nitride) as well as a patterned resist layer

highly anisotropic etch process(height ~ 2.width)

oxide deposition with a high aspect ratio filling

oxide is planarized by chemical mechanical polishing



Resist



Another etch process is needed to recess the oxide film to form a lateral isolation of the fins



gate oxide is deposited via thermal oxidation





## **Q?** Punch through in SOI











Surface charge influence on the depletion layer at the edge of a planar junction:

2.

3.

4.

5.

- (a) positive charge
- (b) zero charge
- (c) negative charge



Strained Si	1. I 2. 3. 4. 5.	
	4. 5.	



IEEE ED, Vol 25, pp 191.



$$\mu = \frac{q\tau}{m^*}$$







	1. I	
	2.	
Strained Sin-MOSEEI	3.	
	4.	
	5.	





Substrate Ge fraction, x





	1.1	
SSOI vs. SOI	2.	
	3.	
	4.	
	5.	



Charge mobility enhancement of SSOI vs. SOI



FINFET	1. I 2. 3. 4.	
	5.	

